

Notice of References Cited	Application/Control No. 10/648,055	Applicant(s)/Patent Under Reexamination CHAKRABORTY ET AL.	
	Examiner Yolanda L. Wilson	Art Unit 2113	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-2002/0199134 A1	12-2002	Davies, Barry Stanley	714/25
*	B	US-2004/0268181 A1	12-2004	Wang et al.	714/030
*	C	US-5,428,624 A	06-1995	Blair et al.	714/727
*	D	US-5,130,988 A	07-1992	Wilcox et al.	714/727
*	E	US-6,536,008 B1	03-2003	Nadeau-Dostie et al.	714/726
*	F	US-5,627,842	05-1997	Brown et al.	714/727
*	G	US-6,378,094 B1	04-2002	Chakraborty et al.	714/727
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Chakraborty et al. 'A Novel Fault Injection Method for System Verification Based on FPGA Boundary Scan Architecture'. IEEE October 2002.
	V	Chau, Savio. 'Fault Injection Scan Design for Enhanced VLSI Design Verification'. IEEE 1993. Ke, Wuudiann. 'Backplane Interconnect Test in a Boundary-Scan Environment'. IEEE 1996.
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.